Using a metal-oxide-semiconductor field effect transistor (MOSFET) structure with a high-quality CoFe/n + -Si contact, we systematically study spin injection and spin accumulation in a nondegenerated Si channel with a doping density of ∼ 4.5 ×10 15 cm −3 at room temperature. By applying the gate voltage (VG) to the channel, we obtain sufficient bias currents (IBias) for creating spin accumulation in the channel and observe clear spin-accumulation signals even at room temperature. Whereas the magnitude of the spin signals is enhanced by increasing IBias, it is reduced by increasing VG interestingly. These features can be understood within the framework of the conventional spin diffusion model. As a result, a room-temperature spin injection technique for the nondegenerated Si channel without using insulating tunnel barriers is established, which indicates a technological progress for Si-based spintronic applications with gate electrodes.
Fortunately, Si has been predicted to be a semiconductor with enhanced spin lifetime and spin transport length due to its low spin-orbit scattering and lattice inversion symmetry. [2] Focusing on these characteristics, Appelbaum et al. demonstrated spin transport across more than micrometer-order Si channels in spin-dependent ballistic hot-electron transport devices. [6, 7] Since they extracted lots of useful data at low temperatures, the phonon-induced spin relaxation in conduction band in Si was also discussed in theories. [8, 9] Recently, even at room temperature, electrical detections of spin accumulation with the three-terminal technique [10, 11] and of spin transport with the four-terminal technique [12] were demonstrated in lateral devices with degenerated channels.
For developing spin metal-oxide-semiconductor fieldeffect transistors (MOSFETs) suggested, [13, 14] there are still many issues. Source and drain (S/D) con-tacts with insulating tunnel barriers have so far been utilized for electrical spin injection techniques for Si devices [6, 7, [10] [11] [12] [15] [16] [17] [18] [19] because the tunnel barriers provide the solution of the impedance mismatch [20] [21] [22] and of the silicidation reaction [23] between ferromagnetic metal (FM) and semiconductors (SC). As a result, highly efficient spin injection into Si [23] and long-distance lateral spin transport in a nondegerated Si channel, [24] a Si/SiO 2 interface, [25, 26] and an undoped Si channel [27] were demonstrated in hot-electron transport devices with Al 2 O 3 tunnel barriers at low temperatures. However, the use of the insulating tunnel barriers basically results in high contact resistance at the interface. For scalable spin MOSFETs with ultralow power consumption, reducing the parasitic resistance between S/D contacts will be strongly required. Thus, we aim to simultaneously realize highly efficient spin injection and low-resistance S/D contacts in Si-based devices.
To date, we have individually explored two important technologies, high-quality epitaxial growth of FM alloys including half-metallic Heusler alloys on Si [28] [29] [30] [31] [32] and spin injection into Si across the Schottky-tunnel barrier. [33] [34] [35] [36] [37] [38] If we simultaneously realize the above two technologies in a single device, we will be able to open a way for highly efficient spin injection and detection with low parasitic resistance in the future. Recently, we developed electrical detection of spin-accumulation signals in Si with a metal-oxide-semiconductor field-effect transistor (MOSFET) structure with a high-quality CoFe/n + -Si contact. [37] Interestingly, the spin signals can be modulated by applying the gate voltage even at room temperature. [37] However, the precise mechanism of the gate-modulated spin signals has not yet been discussed in detail.
In this paper, to discuss the gate-modulated spin signals in detail, we systematically study room-temperature spin injection, spin detection, and spin accumulation in non-degenerated Si channels using a metal-oxidesemiconductor field effect transistor (MOSFET) structure with a high-quality CoFe/n + -Si contact. As a result, all the spin signals detected by the three-terminal Hanleeffect measurements for our device can quantitatively be understood within the framework of the standard spin diffusion model. [5] To precisely discuss the magnitude of spin signals, the correlation between tunnel spin polarization and resistivity of the channel with the change in the gate voltage should be considered in fabricated devices. This study shows a technological progress for Si-based spintronic applications with non-degenerated Si channels and without using insulating tunnel barriers.
II. HIGH-QUALITY SCHOTTKY TUNNEL CONTACT
Since the lattice mismatch between some of bcc-type FMs (0.564 ∼ 0.570 nm) and Si (0.543 nm) is less than 5%, we can expect to realize epitaxial growth of the FM films on Si. Until now, we have explored the growth of Heusler alloys and CoFe ones on Si(111). [28] [29] [30] [31] As a result, the bcc-type FM films were successfully grown on Si at 60 ∼ 200
• C using low-temperature molecular beam epitaxy (MBE). [28] [29] [30] [31] [32] Since CoFe alloys are conventional spin injector and detector, we will present a growth process in detail. First, an n-type Si wafer with (111) orientation was used as the substrate. After cleaning the substrates with an aqueous HF solution (HF : H 2 O = 1 : 40), we conducted a heat treatment at 450
• C for 20 min in an MBE chamber with a base pressure of 2 × 10 −9 Torr. Prior to the growth of CoFe films, the substrate temperature was reduced to less than 60
• C. Using Knudsen cells, we co-evaporated Co and Fe, leading to precisely tuning the chemical composition. [30] During the growth, two-dimensional epitaxial growth was confirmed by the observation of reflection high-energy electron diffraction (RHEED) patterns. [30] Figure 1(a) shows a crosssectional transmission electron microscopy (TEM) image of Co 45 Fe 55 on Si(111). We can see almost no roughness at the CoFe/Si interface and no interfacial reaction layer at the entire region observed. A high-resolution TEM image near the interface is shown in Fig. 1(b) . Almost atomically smooth interface can be seen and single crystalline CoFe alloys can be achieved. We have already examined the influence of atomic composition on the interfacial reaction for Co 100−x Fe x alloys. As a result, we obtained high-quality films on Si(111) from x =25 to 55. [30] Why did we demonstrate such high-quality epitaxial growth without silicidation reactions ? We now consider the effect of crystal growth with atomically matched heterointerface at the (111) plane. Figure 1 (c) illustrates the crystal structures for bcc-type FM alloys and Si. Looking at the (111) plane, denoted by triangles, there is very good atomic arrangement matching between FM and Si. We speculate that this special correlation between FM and Si can realize lowering crystallization energy. Actually, we have achieved high-quality epitaxial growth of Heusler alloys on Si. [28, 29, 31] This special condition can also be used for the growth of FM alloys on Ge. [39] [40] [41] [42] [43] [44] Recently, room-temperature structural ordering of a Heusler alloy on Ge [45] and even the growth of Ge films on a FM alloy can be demonstrated surprisingly by using the (111) plane. [46] 
III. MOSFET FOR SPIN INJECTION AND DETECTION
So far, the back-gated Si spin devices with hotelectron transport have been investigated. [25, 26] Unlike these, [25, 26] we focus on a conventional MOSFET device for drift-diffusion spin transport. To fabricate a MOS-FET structure with non-degenerated Si channels and Schottky-tunnel contacts, we utilized a CoFe alloy and a (111)-oriented Silicon On Insulator (SOI) substrate. Using low-temperature MBE (LT-MBE) techniques described above, the CoFe epitaxial layers with a thickness of ∼ 10 nm were grown on (111)-SOI at ∼ 25
• C, [30] where the thicknesses of the SOI and buried oxide (BOX) layers were about 75 and 200 nm, respectively. Since the doping density (P) of the SOI layer is ∼ 4.5 × 10 15 cm −3
(1 ∼ 5 Ωcm) at room temperature, the used Si channel is a non-degenerated semiconductor. To obtain tunneling conduction of electrons for spin injection and detection, n + -Si layer was inserted between CoFe and SOI by a combination of the Si epitaxy using an MBE process with an Sb δ-doping technique, [47, 48] where the doping density of Sb atoms is ∼1 × 10 19 cm −3 . The Sb δ-doped n + -Si layer on the channel region was removed by the Ar + ion milling. An ohmic contact (AuSb) for backside heavily doped Si was formed at less than 300
• C. Conventional processes with electronbeam lithography, Ar + ion milling, and reactive ion etching were used to fabricate three-terminal lateral devices with a backside gate electrode, illustrated in Fig. 2(a) . The CoFe/n + -Si contact (contact 2) and AuSb ohmic contacts (contact 1 and 3) have lateral dimensions of 1 × 100 µm 2 and 100 × 100 µm 2 , respectively. The distance between the contacts 2 and 1 or 3 is ∼ 30 µm.
Using this device structure, we firstly confirm a MOS-FET operation at room temperature. With increasing gate voltage (V G ), the bias current (I Bias ) value gradually increases with respect to the bias voltage (V Bias ) [ Fig. 2(b) ]. This means that the conduction channel is formed from the vicinity of the interface between SOI and BOX by the V G applications, clearly indicating that this device can operate as a MOSFET. Figure 2 (c) show I Bias −V Int curves for various V G , where V Int is the bias voltage applied to the CoFe/n + -Si interface. Here V Int is V 23 in the three-terminal measurement. We note that there are almost no changes in the I Bias −V Int curves despite applying V G . Reflecting this feature, we find almost constant interface resistance (R Int ) values (105 ∼ 120 kΩ), being independent on V G , in the inset of Fig.  2(b) . The resistance area product of the CoFe/n + -Si contact is estimated to be ∼ 10 Fig. 2(c) , we can clearly see the significant modulation of I Ch values by applying V G . That is, we can recognize that the I Bias −V Bias characteristic shown in Fig. 2(b) is largely dominated by the change in the characteristics of the Si channel. By applying V G , we can obtain sufficient large current flows of several µA for spin injection from the CoFe contact to the Si channel.
IV. SPIN ACCUMULATION IN NONDEGENERATED SI
The three-terminal Hanle measurements were performed by a dc method with the current-voltage configuration shown in Fig. 2(a) at room temperature, where a small magnetic field perpendicular to the plane, B Z , was applied after the magnetic moment of the contact 2 aligned parallel to the plane along the long axis of the contact. Figures 3(a)-(d) show ∆V 23 −B Z curves for V G = 8.0 V at various I Bias = -2.0, -1.0, -0.5, and -0.1 µA, respectively, at room temperature, where a quadratic background voltage depending on B Z is subtracted from the raw data. Here in this condition (I Bias < 0) the electrons are injected from the spin-polarized states of CoFe into the conduction band of Si, as shown in Fig. 2(a) . When B Z increases from zero to ±200 Oe, clear ∆V 23 changes are observed for all I Bias even at room temperature. The presence of the changes in ∆V 23 is caused by the depolarization of the accumulated spins. [5] It should be noted that the magnitude of ∆V 23 reaches ∼ 33 µV at I Bias = -2.0 µA, showing the resistance change in more than 15 Ω. With decreasing I Bias , the magnitude of ∆V 23 is markedly reduced. This feature is consistent with the decrease in the injection of spin-polarized electrons.
We also examine ∆V 23 −B Z curves for various V G at a constant I Bias of -2.0 µA. Because of the large channel resistance and the presence of the large electrical noise, we could not obtain Hanle-like shapes in V G < 8.0 V. At V G = 30 V, a relatively large change in ∆V 23 of ∼ 29 µV is obtained in Fig. 4(a) , but we find that the magnitude of ∆V 23 , |∆V 23 |, is slightly reduced from ∼ 33 to ∼ 29 µV by applying V G from 8.0 to 30 V. Surprisingly, the magnitude of ∆V 23 is further decreased to ∼12 µV when the gate voltage is further applied up to V G = 70 V in Fig. 4(b) . Figure 4 (c) displays |∆V 23 | vs V G for various I Bias at room temperature. With increasing V G , |∆V 23 | is clearly decreased for each I Bias . When we note again the V G dependence of R Int in the inset of Fig. 2(b) , we find that the change of R Int with V G is not related to that of |∆V 23 |. Thus, we focus on large changes in the characteristics of the Si channel, as shown in Fig. 2(d) .
We will discuss the detailed mechanism of the decrease in |∆V 23 | with increasing V G later.
V. SPIN LIFETIME VS GATE VOLTAGE
The lower limit of spin lifetime (τ S ) can be extracted from the obtained Hanle-effect curves. [5] By using the Lorentzian function, ∆V 23 [10] the width of the Hanle-effect curve can be regarded as the value of τ S , where ω L = gµ B B Z / is the Lamor frequency, g is the electron gfactor (g = 2), µ B is the Bohr magneton. The fitting Figure 5 shows τ S versus V G at room temperature, together with the change in ρ Si with V G . The estimated τ S values are ranging from 1.0 to 2.0 nsec. In general, the estimated τ S values are affected by these doping elements and its doping density. [5] For our devices, the spin accumulation is created in the P-doped channel beneath the contact with Sb δ-doped interface. It should be noted that τ S is almost constant whereas ρ Si largely changes more than one ordered of magnitude. This means that there is almost no correlation between τ S and the change of the carrier density induced by V G in the Si channel, largely different from the dependence of the impurity doping density on the τ S value presented in previous works. [5, 10, 11 ] Therefore, at room temperature, we can regard the spin diffusion length (λ Si ) as almost constant value for our devices. Assuming D ∼ 40 cm 2 s −1 (n ∼ 10 15 cm −3 ), [50] we can also obtain λ Si ∼ 2.3 µm at room temperature by using the relationship of λ N = √ Dτ S (τ S ∼ 1.3 nsec). 
VI. MAGNITUDE OF SPIN-ACCUMULATION SIGNAL
When the current density (J) is assumed to be |I Bias |/A, where A is contact area (100 µm 2 ) of this device, the experimental spin resistance area-product (spin-RA) can roughly be estimated to be
. For example, the spin-RA at V G = 8.0 V and I Bias = -2.0 µA is roughly ∼ 1.65 kΩµm 2 . On the basis of the simple spin diffusion model, [21, 22] the theoretical spin-RA can be expressed as follows. [5] Spin
where P is the tunnel spin polarization, λ Si and ρ Si are the spin diffusion length and resistivity of the Si channel used, respectively. λSi d is the geometrical factor of our devices, [5] where d is the channel thickness (= 0.075 µm). By comparing Eq.(1) with experimental spin-RA values, we can roughly estimate experimental P values. Here λ Si = 2.3 µm is assumed and ρ Si values at various V G are experimentally obtained in Fig. 5 . In Fig. 6 we summarize the estimated P as a function of V G , together with the experimental spin-RA at I Bias = -2.0 µA. The estimated P values are less than 0.2 for all V G . Recently, the room-temperature spin polarization of epitaxial CoFe films on Si(111) was estimated to be less than 0.25 by nonlocal spin-signal measurements using metallic lateral spin valves. [49] The experimental tunnel spin polarization extracted here are smaller than P = 0.25. From these considerations, at least, our experimental results can be understood within the framework of the theoretical spin diffusion model. [21, 22] We note that P ∼ 0.065 at V G = 8.0 V is relatively small compared with P ∼ 0.15 at other V G .
As shown in Fig. 5 , ρ Si at V G = 8.0 V is one order of magnitude larger than those at other V G . Since the resistance area product for our device is almost constant 
(∼ 10
7 Ωµm 2 ) despite changing V G , we can understand that the spin injection efficiency for V G = 8.0 V is relatively low compared with that for other V G due to influence of the impedance mismatch problem. [5, [20] [21] [22] We note that |∆V 23 | is linearly reduced in Fig. 4(c) despite the logarithmic decrease in ρ Si in Fig. 5 . Although we can tentatively speculate that the change in |∆V 23 | with V G originates from the change in ρ Si from Eq.(1), the correlation between P and ρ Si with changing V G should be considered. From V G = 8 to 30 V, P is enhanced from 0.065 to 0.14, leading to the enhancement in |∆V 23 |, whereas ρ Si is logarithmically reduced, giving rise to the decrease in |∆V 23 |. In this case, since the change in ρ Si is much larger that in P from V G = 8 to 74 V, the change in |∆V 23 | is dominantly affected by the decrease in ρ Si . Phenomenologically, even if the same I Bias is used for spin injection into the Si channel, the density of state in Si at the Fermi level can be varied by the application of V G . As a result, the magnitude of spin accumulation (∆µ) can be reduced. [37] We finally comment on a possible method to enhance the magnitude of spin signals at room temperature. Although relatively small P of less than 0.2 has been obtained in this study (Fig. 6) , an intrinsic spin polarization of our epitaxial CoFe electrodes is less than 0.25 at room temperature. [49] Thus, we can regard the spin injection efficiency as relatively high. Considering Eq.(1), we need to enhance P value for the low-power consumption devices. Since we have already demonstrated highly ordered Heusler alloys, which have relatively high spin polarization intrinsically, [49, 51, 52] , grown on Si with keeping high-quality heterointerfaces, we will use these spin injectors and detectors to enhance the room-temperature spin signals for device applications. If we achieve nearly half-metallic spin injectors on Si, we would not have to consider the insertion of the relatively high interface resistance between Si and spin injector. [19, 21, 22, 51] As a result, the low parasitic resistance S/D contacts may simultaneously be realized.
VII. CONCLUSIONS
We have studied room-temperature detection of spin accumulation in a nondegenerated Si channel with a doping density of ∼ 10 15 cm −3 using a MOSFET structure with a CoFe/n + -Si contact. The observed spin accumulation signals can be modulated by the application of the gate voltage. We can interpret that the change in the spin-accumulation signals is attributed dominantly to the change in the resistivity of the Si channel, indicating reliable evidence for the spin injection into the nondegenerated Si channel at room temperature. We established a room-temperature spin injection technique for the nondegenerated Si channel without insulating tunnel barriers, indicating a technological progress for Si-based spintronic applications with gate electrodes.
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